

# Method and apparatus for encoding/decoding with usage of variable low density parity check codes

**Abstract.** It is proposed a method and apparatus for dynamically changing the low density parity check code parameters in accordance with communication channel quality monitoring and device for storing, dynamic selection of parity check matrices and error-correcting encoding. Finally, simulation analysis of result codes characteristics and performance, that prove the effectiveness of proposed method, were done.

**Streszczenie.** Proponuje się sposób i urządzenie do dynamicznie zmieniających się niski paritet gęstości sprawdzić parametry kod zgodnie z kanału monitorowania jakości komunikacji i urządzenia do magazynowania, wybór dynamicznych macierzy kontroli parzystości i błędów korekcji kodowania. Wreszcie, analiza symulacji charakterystyki kody wyników i wydajności, które dowodzą skuteczności proponowanej metody, zostały wykonane (Urządzenie i sposób do kodowania / dekodowania kanału z użyciem zmiennej niskiej gęstości sprawdzić kody parzystości).

**Keywords:** low density parity check code, matrix, encoder, communication system, quality.

**Słowa kluczowe:** Kody z niskiej gęstości parzystości sprawdzić, macierz, koder, system komunikacji, jakości.

## Introduction

Reliable data transfer is ensured by using channel detecting and correcting errors coding schemes. Low density parity check (LDPC) codes are being suggested for use in a variety of transmission system, such as satellite communications, wireless transmissions, fiber optics, and in storage media [1,2].

The LDPC code can be described by a parity check matrix  $H$  dimension of  $(n-k) \times n$ , where  $k$  is the systematic bits number and  $n$  is a total value of the systematic bits and the parity bits number (or codeword length). A generator matrix  $G$  corresponded to the parity check matrix  $H$ . An input data encoding method is generally used  $H$  instead of  $G$ . So matrix  $H$  is the most important factor in the encoding/decoding method on base of LDPC codes [3].

Meanwhile, in the latest mobile and wireless communication system a variable code rate  $r$  ( $r = k / n$ ) scheme generally employed. It reduces the errors probabilities and increases the channel bandwidth [4].

In this article presents a method and apparatus for dynamically (in transmission) changing the low density parity check code matrix. This leads to the possibility of code rate, code block length and  $H$  matrix density control. For example, with the good channel status the parity bits reducing scheme can be used. In case of poor channel status it can increase the row and/or column weight of  $H$  matrix and number of check bits in codeword, which leads to code rate decreasing. Such LDPC encoder/decoder provides multiple block lengths and code rates by supporting a different parity check matrixes. Let call it variable LDPC (VLDPC) codes.

## Communication system with VLDPC codec

Exemplary communication system can be represented as a transmitter and receiver, between which the wireless communication channel as a transmission medium is located (fig. 1). Describes how to send/receive simplified timing signals are omitted.




Fig.1. Structure of wireless error-correction communication system on base of VLDPC

For dynamic monitoring of the channel quality CRC calculation blocks is added to the receiving and transmitting side. It base on the use of cyclic codes measurement in

actually running channel (carried real traffic). Such scheme can not locate a bit error (objective measurement accuracy is limited by the block size – CRC-4, CRC-6, CRC-16 or

CRC-32 and it is possible the situation with compensation error). The measurement accuracy is corresponded to BLER (block error rate or block errors frequency). Despite this, the obvious advantage of this method that it is not needed disconnection for measuring channel performance.

CRC block is connected with analyzer (see fig. 1). The analyzer compares the CRC values, and performs management LDPC codec functions. It would be desirable to use long-term analysis throughout the day. However, in this case, the system will slowly adapt to the changing quality of the channel. In presented apparatus the measurement period will depend of data transferred amount. Analyzer will perform the division of the channel quality into 6 categories and subcategories depending on the BLER, that shown in table 1.

Table 1. The channel category

Category	BLER
A (high)	BLER $\rightarrow 0$
B (good)	BLER $< 10^{-7}$
C (normal)	$10^{-7} < \text{BLER} < 10^{-5}$
D (below the normal)	$10^{-5} < \text{BLER} < 10^{-4}$
E (low)	$10^{-4} < \text{BLER} < 10^{-3}$
F (degradation)	BLER $< 10^{-3}$

Then analyzer determines one of LDPC code from table 2 in accordance with the channel category.

Table 2. LDPC parameters

$r$	long		short	
	$k$	$n$	$k$	$n$
1/4	16 200	64 800		
1/3	21 600	64 800	5 400	16 200
2/5	25 920	64 800	6 480	16 200
1/2	32 400	64 800		
4/9			7 200	16 200
3/5	38 880	64 800	9 720	16 200
2/3	43 200	64 800	10 800	16 200
3/4	48 600	64 800		
4/5	51 840	64 800		
5/6	54 000	64 800		
7/9			12 600	16 200
8/9	57 600	64 800	14 400	16 200
9/10	58 320	64 800		
$w_c$	64, 128, 256		16, 64, 128	

The block size  $n$  is selected in accordance with the ITU-T G.821, G.826 and M.2100 recommendations.

If the transfer channel belongs to the category A (table 1) control unit will select (16200, 14400, 16) code. In the case of a gradual channel quality reduction control unit will increase matrix density  $w_c$  form 16 to 128 and then decrease code rate, providing values  $r = 8/9, 7/9, 2/3, 4/9, 3/5, 2/5, 1/3$ . If the channel quality has not changed or continues to fall it switches to a long block length  $n = 64800$  (code (64800, 58320, 64)), an so on, increase matrix density  $w_c$  from 64 to 256 and decrease code rate:  $r = 9/10, 8/9, 5/6, 4/5, 3/4, 2/3, 3/5, 1/2, 2/5, 1/3, 1/4$ . Graphically, in case of gradual decline channel quality from A to F the motion in table 2 can be represented as shown in fig. 2.

### VLDPC encoder

Functionally encoding data processing apparatus (fig. 3) have blocks for control, generating, storing memory, registers and module two adder. The input coder parameters: systematic block length ( $k$ ), codeword length ( $n$ ) and column weight ( $w_c$ ) can be changed during the information transfer due to category (table 1). It will give a wide range of codes with different correction capability.




Fig.2. Direction of code selection in table 2 in case of sequential movement from A to F category




Fig.3. VLDPC encoder

The control unit is connected with memory (RAM), which specifies the address of the desired parity check matrix. In case of absence parity check matrix in memory (an array of memory cells cleared - all cells keep the character "0"), it will generate a new parity check matrix.

The code word can be represented by a vector:

$$(1) \quad c = [v \mid p],$$

where  $v$  – input vector of length  $k$  (systematic bits that must be encoded), and  $p$  – a check bits vector of length  $(n - k)$ . Structural parity check matrix  $H$  of VLDPC code will be divided into two submatrices:

$$(2) \quad H = [H_d \mid H_p],$$

where  $H_p$  is a dual diagonal matrix containing check part (corresponding redundant bits codeword) of the form:

$$(3) \quad H_p = \begin{bmatrix} I_d & - & \dots & - \\ - & I_d & \dots & - \\ \dots & \dots & \dots & - \\ - & - & \dots & I_d \end{bmatrix},$$

where  $I_d$  is a dual diagonal matrix:

$$(4) \quad I_d = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 \\ \dots & \dots & \dots & \dots \\ 0 & 0 & 1 & 1 \end{bmatrix}.$$

According to

$$(5) \quad c^T H = 0,$$

obtain

$$(6) \quad [Hd | Hp][v | p]^T = 0,$$

then

$$(7) \quad p = ((inv(Hp)Hd)v),$$

where  $inv(Hp)$  is the inversion of the matrix.

For  $Hd$  matrix in the first phase of encoder process square base matrix  $P_0$  will be generated [3-4]. The size  $m$  of the matrix  $P_0$  affects to the structure of verification matrix  $Hd$ . It is possible to manage the code corrective ability by increasing or decreasing the  $m$  value. Then permutation matrixes of  $P_0$  must be determined by using cyclic shift right/left operation of the rows/columns. The operation is repeated  $m - 1$  times, giving a  $P_1, \dots, P_{m-1}$  shifted matrixes. The next step – placing shift matrices in  $Hd$  [4]. To control the code rate  $r$  it can be used the schemes of parity matrixes  $H$  transformation (lengthening, shortening, puncturing)[5].

For efficient memory storing and accelerating encoder process in (7) and then in (1), matrix  $H$  storage can be organized through two arrays  $S_{1..z}$  and  $E_{1..z}$  size  $z$  called «string» and «end», where  $z$  is total number of entries in the matrix  $H$  (fig.3). It will store the locations of ones instead of store the whole matrix directly [6]. The array  $S_{1..z}$  determined the location of ones in each row. The array  $E_{1..z}$  indicating the end of a row. For example, if

$$(7) \quad Hd = \begin{bmatrix} 1 & & & 1 \\ & 1 & & 1 \\ & & 1 & 1 \\ 1 & & & 1 \\ & 1 & 1 & \end{bmatrix}$$

It will be stored as shown in table 3:

Table 3. The storage of  $S$  and  $E$  arrays in memory

Address ( $z = 10$ )	1	2	3	4	5	6	7	8	9	10
$S_{1..z}$	0	3	1	4	2	4	0	3	1	2
$E_{1..z}$	0	1	0	1	0	1	0	1	0	1

Together  $S_{1..z}$  and  $E_{1..z}$  determine the bits involved in multiplication (7) with input array  $V_{1..k}$  and the locations in the code vector  $c$  stored in array  $C_{1..n}$  as shown in fig. 3. The described solution will increase the encoder functionality and flexibility.

Decoding mode based on a probabilistic method with belief propagation. It detailed description is given in [7].

### Simulations result

The encoding/decoding apparatus was implemented using C# model.

Figure 4 displays the performance of three codes, VLDPC, permanent LDPC (16200, 14400, 16) code and LDPC with variable code rate (code rate was decreasing with increasing SNR and has following values  $r = 8/9, 7/9, 2/3, 4/9, 3/5, 2/5, 1/3$ ).




Fig.4. VLDPC vs LDPCs

The parameter of VLDPC code was changed depending of channel quality and in accordance with table 2. The marked dots (1-8) in fig 4 determine the values of code parameters  $n, k, w_c$ :

Table 4. VLDPC code parameters during simulation

№	1	2	3	4	5	6	7	8
$n$	16200	16200	16200	16200	64800	64800	64800	64800
$k$	14400	10800	9720	5400	58320	58320	43 200	32 400
$w_c$	64	16	64	64	64	128	64	128
$r$	8/9	2/3	3/5	1/3	9/8	9/8	2/3	1/2
dir.	$\uparrow w_c$	$\downarrow w_c$	$\downarrow \uparrow w_c$	$\downarrow r$	$\uparrow n \uparrow r$	$\uparrow w_c$	$\downarrow \downarrow w_c$	$\downarrow \uparrow w_c$

There are another row in table 4 which show direction of code optimization.

### Conclusion

As shown in fig. 4 the suggested method performs well result in comparison with the permanent LDPC and variable code rate LDPC codes. But should bear in mind that codes with low code rate  $r = 1/3, 1/2$  and big  $w_c$ , for example, 128 increase the decoding time. Therefore it is necessary for a good channel quality dynamically choose more faster LDPC codes.

### REFERENCES

- [1] RFC 5170 on Low Density Parity Check (LDPC) Staircase and Triangle Forward Error Correction (FEC) Schemes / V. Roca, C. Neumann, D. Furodet. [Electronic resource]. – Mode of access: <http://search.usa.gov>. – Date of access: 25.06.2008.
- [2] Gallager R. G. Low Density Parity Check Codes, Cambridge, MA: MIT, Press, 1963, 90 p
- [3] Kou Y., Lin S. M. P., R.Fossorier Low Density Parity Check Codes based on Finite Geometries: A Rediscover, *IEEE Trans. Inform. Theory*, 2001, Vol.47, 2711-2736
- [4] Tanner R. M., Sridhara D., Sridharan A., Costello D. J., Fuja T. E. LDPC block and convolutional codes based on circulant matrices, *IEEE Trans. on Inform. Theory*, 2004, Vol. 50, № 12, 2966-2984
- [5] Пацей Н. В. Моделирование переменных кодов низкой плотности проверок на четность, *Труды БГТУ. Сер. VI. Физ.-мат. науки и информатика*. Вып. XIX, Мн.: БГТУ, 2011, 132-135.
- [6] Jia-ning Su, Zhi Liu, Ke Liu, Bo Shen, Hao Min. An efficient low complexity LDPC encoder based on LU factorization with pivoting, *ASIC & System Key Lab*, China, 2006.
- [7] David J.C. MacKay, Information Theory, Inference, and Learning Algorithms, *Copyright Cambridge University Press* 2003.

### Authors:

prof. Dr, P.P. Urbanovich, E-mail: [uup@rambler.ru](mailto:uup@rambler.ru); ph.d. N. V. Patsei, Belarussian State Technological University, str. Sverdlov 13-a, Minsk.